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Video processing and coding systems are assuming an in-
creasingly important role in a wide range of applications.
These include personal communications, wireless multime-
dia sensing, remote video surveillance, and emergency sys-
tems, to name but a few. In such a diverse set of application
scenarios, there is a real need to adapt the video processing
in general, and video encoding/decoding in particular, to the
restrictions imposed by both the envisaged applications and
the terminal devices. This is particularly true for portable and
battery-supplied devices, in which low-power considerations
represent significant challenges to real deployment. The de-
velopment of novel power-eﬃcient encoding algorithms and
architectures suitable for such devices is fundamental to en-
able the widespread deployment of next generationmultime-
dia applications and wireless network services.
In fact, state-of-the-art implementations of handheld de-
vices for networked electronic media are just one perspective
on the actual real challenges posed by the growing ubiquity
of video processing and coding onmobile devices. Significant
challenges also exist in mapping processing systems devel-
oped for fading, noisy, andmultipath band-limited transmis-
sion channels onto these same devices. Similarly, the require-
ments for scalable coding associated with networked elec-
tronic media also raise issues when handheld mobile devices
are considered. A clear need therefore exists to extend, mod-
ify, and even create new algorithms, design techniques, and
tools targeting architectures and technology platforms as well
as addressing scalability, computational load, and energy-
eﬃciency considerations.
The challenge of providing solutions to the requirements
of the envisaged application scenarios in terms of image qual-
ity and bandwidth is well addressed by new video compres-
sion standards, such as the AVC/H.264 joint ITU-ISO/MPEG
standard or the upcoming SVC standard. Unfortunately,
such high performance is achieved at the expense of an even
higher increase in codec complexity. To address all these chal-
lenges outlined above, all elements of the solutions have to be
addressed, from the encoding algorithms themselves, seeking
the best performance-complexity tradeoﬀs, right down to the
design of all architectural elements that need to be conceived
and developed with power-eﬃciency criteria during the de-
sign phase. Considering these challenges, this special issue
targets to illuminate some important ongoing research in the
design and development of embedded systems for portable
and mobile video platforms.
For the special issue, we received 13 submissions cov-
ering very diﬀerent areas of expertise within this broad re-
search agenda. After an extremely rigorous review process,
only 5 were finally accepted for publication. These 5 papers
focused on eﬃcient video coding methods, power-eﬃcient
algorithms and architectures for motion estimation and dis-
crete transforms, tools for automatically generating RTL de-
scriptions of video cores, and thermal-aware scheduler algo-
rithms for future on-chip multicore processors. Collectively,
we strongly believe that without the pretension of being ex-
haustive, they represent a “snapshot” of the current state of
the art in the area in that they constitute a representative se-
lection of ongoing research.
In a paper entitled “Low-complexity multiple descrip-
tion coding of video based on 3D block transforms”, Andrey
Norkin et al. present a multiple description video compres-
sion scheme based on three-dimensional transforms, where
two balanced descriptions are created from a video sequence.
The proposed coder exhibits low computational complexity
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and improved transmission robustness over unreliable net-
works.
In paper “Energy-eﬃcient acceleration of MPEG-4 com-
pression tools”, Andrew Kinane et al. present some novel
hardware accelerator architectures for the most computa-
tionally demanding algorithms of MPEG-4 encoding, name-
ly motion estimation and the forward/inverse discrete-cosine
transforms, integrating shape-adaptive modes in each of
these cases. These accelerators have been designed using gen-
eral low-energy design approaches both at the algorithmic
and architectural levels.
An application-specific instruction set processor (ASIP)
to implement data-adaptive motion estimation algorithms is
presented by Tiago Dias et al. in a paper entitled “AMEP:
adaptive motion estimation processor for autonomous video
devices”. This processor is characterized by a specialized data-
path and a minimum and optimized instruction set, and is
able to adapt its operation to the available energy level in
runtime, and is thus a suitable framework in which to de-
velop motion estimators for portable, mobile, and battery-
supplied devices.
Kristof Denolf et al. consider the design methodology it-
self, and in their paper entitled “A systematic approach to de-
sign of low power video codec cores”, describe how amemory
and communication-centric design methodology can be tar-
geted to the development of dedicated cores for embedded
systems. This methodology is adopted to design an MPEG-4
simple profile video codec using both FPGA and ASIC tech-
nologies.
K. Stavrou and P. Trancoso take a diﬀerent perspec-
tive and analyze the evolution of thermal issues for fu-
ture chip multiprocessor architectures in a paper entitled
“thermal-aware scheduling for future chip multiprocessors”.
They show that as the number of on-chip cores increases, the
thermal-induced problems will worsen. In order to minimize
or even eliminate these problems, thermal-aware scheduler
algorithms are proposed and their relative eﬃciency is quan-
tified.
In conclusion, we hope that you will enjoy this special
issue and the range of topics covered in this important area.
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